Abstract -The cell-to-panel efficiency gap observed in a-Si/c
I. INTRODUCTION
The a-Si/c-Si heterojunction (HJ) solar cell promises to capture a significant portion PV market [1] due to several advantages, such as, better temperature coefficient, possibility for bi-facial design, and lower processing temperature. However, the panel performance (and the prospect of large scale deployment) is still very sensitive to process variations during a-Si deposition. These variations can alter the deposited a-Si film properties, such as, the band-gap, doping etc., which can significantly affect the cell performance, ultimately inducing cell-to-cell efficiency variations. This cell-to-cell variation is the main source of cell-to-panel efficiency gap, an important concern for this emerging technology.
It requires careful and self-consistent modeling and optimization at the process, device, and panel levels to reduce the cell-to-panel efficiency gap due to process variability. Hence, a multi-scale modeling framework is needed to explore the implications of process-device optimization on device module optimization. The connection between the key process parameters, the device parameters and the module parameters can help establish the ultimate performance limit and commercial viability of a PV technology [2] , [3] .
Towards this goal, an end-to-end compact modeling framework to integrate the process, device and panel stages of the HIT cell technology (see Fig. 1 ) is presented. Here, we will study the sensitivities of process/device parameters at the module level and explore the optimization procedures essential for reducing the cell-to-panel efficiency gap. This study may also serve as an illustrative example for process-to-panel optimization flow for other PV technologies.
II. AMORPHOUS SILICON PROCESS MODEL
As discussed in section I, the deposition of a-Si on the c-Si wafer can introduce significant process variations which can ultimately impact the cell-to-panel efficiency gap. For example, a small change in deposition temperature/pressure can significantly affect the a-Silc-Si band-offset (!lEv) (see Fig. 2 (a)) which in-tum reduces collection efficiency and the fill factor (FF). Both the front and back a-Si layers can impact the performance of the cell, however, in good quality cells, the impact of front a-Si layer is dominant. Further, given the maturity of process-control of c-Si wafer to provide reproducible cell parameters (doping, bandgap, lifetime, etc.), this is not the dominant source of the cell-to-panel efficiency gap. Here, the a-Si process model which can predict the cell parameters (such as !lEv, emitter doping (NA), etc.) based on the a-Si deposition conditions is presented. incorporates both measured relationships as well as those from the literature to predict film properties such as the material band gap [4] - [6] , refractive index, optical constants, conductivity, hole mobility, density and stress, as well as the deposition rate [7] for given process conditions. The included conditions allow for variations in process pressure (P p) , power density, deposition time and temperature (Tp) [8] , as well as dopant gas incorporation [9] . Relationships are extrapolated or estimated analytically to allow for an increased number of simulated conditions, or computed from a connected parameter, where appropriate (e.g. density and refractive index).
B. Influence of Process Parameters
Here, as an illustrative example, the dependence of the a-Si bandgap (Eg s i ) as a function of deposition temperature (Tp) and pressure (Pp) is presented, see Fig. 2(b) . Typical values of other process parameters discussed in section II A are used in this example. The material band gap is calculated by first starting with a standard baseline condition (200°C, 400 mTorr, etc.), and the influence of the variance of the simulated deposition parameters (Tp and Pp ) from this baseline condition are estimated to calculate the a-Si band gap. While Tp and Pp are the only process parameters considered here, this general procedure would allow one to calculate the influence of any combination of process parameters of the simulated material. The experimental validation of the process model will be presented in the full paper.
III. HETEROJUNCTTON DEVICE MODEL
In this section, we analyze the influence of process parameters on the efficiency of the HIT cell. As mentioned in section I, the properties of the a-Si/c-Si HJ cause several non ideal effects in the even in good quality cells, thereby degrading their efficiencies. The non-ideal features in the experimental IV characteristics, such as, failure of superposition, injection limited transport in diode current U D io de) [10] , occurrence of S type curve in photo-current U Pho) [10] , [11] are all attributed to the presence of large b.Ev at the HJ and low NA• These non ideal features are well understood and modelled using numerical simulations (see Fig. 3(a-c) ) [10] , [11] . However, these models cannot be scaled to the panel level due to their inherent complexity. Hence, we need to develop a physics based compact model to capture the distinctive features of! -V characteristics and relate it to the HJ properties such as b.Ev, NA etc. Using this compact model, along with the process model described in section II, we can explore the process sensitivity of cell-level performance parameters.
A. Device Compact Model
To capture the above mentioned features, j Pho' j Diode are modelled using diffusion-thermionic emission theory [12] . The mathematical formulation will be discussed in the full paper.
Here we present the final expression for j Pho , given by Similarly, the minority carrier current,] Diode' is given by
Here, ni e is the intrinsic carrier concentration in the absorber layer, V f d = v o e-(V-Vp ark ) / kb T . Note that, at high bias, there
can be an additional current component due to the majority carrier transport, which will be discussed in the full paper.
A close match between the numerical and the compact model is presented in the Fig. 3 (a-c) . The compact model accurately captures the effect of current saturation of j Diode above VF ar k , which is due to injection-limited transport in HJ (see Fig. 3(b ) ). Further, it also accounts for the S-type curve of j Pho above � Li9 h t , which is due to the HJ barrier for minority carrier collection (see Fig. 3(a) ). The experimental validation of the compact model will be presented in the full paper.
B. Influence of Process Parameters
Based on the process dependence of Eg s i as described in Fig.   2(b) , we explore the corresponding process dependence of F F of the device in Fig. 4 . Note that this difference in FF is due to the degree by which the l::J. Ev effects the feel! through the S-type curve of f Pho' The F F starts to drop-off rapidly for Tp < 200 0 C. Above these values, the F F remains> 70%, as the feel! is now limited by the f Di o de ' In the full paper, additional device level effects such as emitter doping (N.J, a-Si mobility (j.,l,J will be discussed. The sensitivity of process parameters on cell e f ficiency will be explored.
IV . PANEL PERFORMANCE

A. Module Compact Model
The compact model used to model each cell is shown in Fig.  3( d) . The intrinsic components U Pho t o and f Di o de) are obtained from device model as discussed in section III A. The extrinsic components, which are RShun t and R s e r ie s are added at the panel level to model the shunt and series resistance of the cells. The cells are connected in series configuration to form a panel of size 12x6. In the full paper, we will the effects of distributed resistances and shunts for more accurate modeling.
B. Influence of Process Parameters
In section III B, we discussed the influence of Pp and Tp on F F of the cell. Here, we will extend this discussion to understand the influence of process parameters at the panel level. Pp and Tp are assumed to vary around a mean values of 760mTorr and 200 0 C with a small variance of 15mTorr and lODe respectively. The resulting variation in the normalized cell efficiency at the panel level is presented in Fig. 5 . For the assumed process conditions, the optimal cell which has an efficiency of 21.4% (see Fig. 5 Efficiency (%) The histogram indicates the cell-to-panel efficiency gap of about -1 %, even for excellent process control.
978-1-4799-7944-8/15/$31.00 ©2015 IEEE the overall panel efficiency is 20.5%. Even for such excellent process control, the cell-to-panel efficiency gap is significant (-1 %). In practice, however, the process variations are much higher, resulting in a large cell-to-panel efficiency gap. In the full paper, the effect of full process parameter variation space along with, log-normal shunt distributions, etc. on the cell-to panel e f ficiency gap will be explored.
V. SUMMARY
A multi-scale end-to-end modeling framework integrating the process, device and panel stages of the a-Silc-Si HJ technology is presented. The framework provides a unique opportunity to analyze the process parameter sensitivities at the cell and the panel level. Using this framework, the cell-to-panel efficiency gap, which is the key challenge to this technology, can be addressed. In particular, the influence of several process parameters (Tp,Pp) on the cell parameters (Eg s i ) the FF of the device is presented as an illustrative example. The physics based device model is extended to the panel level. Then, the cell-to-panel efficiency gap is extracted for a sample process parameter set (Tp, Pp) to illustrate the usefulness of the method.
Using this end-to-end framework, the process parameter space will be further explored to understand the origin of the cell-to panel e f ficiency gap in a-Silc-Si HJ solar cells.
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